Abstract-A new on-wafer de-embedding method using thru, short and open patterns sequentially is proposed to eliminate the errors of conventional methods. This "thru-short-open" method is based on the removal of the coupling admittance between input and output interconnect dangling legs. The increase of the de-embedding effect of the lossy coupling capacitance on the cutoff frequency in MOSFETs is observed as the gate length is scaled down to 45 nm. This method will be very useful for accurate RF measurements of nano-scale MOSFETs.
I. INTRODUCTION
With the rapid growth of personal wireless communication markets, low-cost silicon RF integrated circuits have emerged. In order to design the RF ICs successfully, designers require accurate and reliable RF device models for simulation. S-parameter data measured from on-wafer test patterns are required to extract RF model parameters. The influence of surrounding parasitic elements in on-wafer test patterns on the S-parameter measurements has become increasingly important because the intrinsic MOS capacitance is substantially reduced with the continuous down-scaling of gate length dimensions to a nano-scale regime. As shown in Fig. 1(a) , an on-wafer test pattern consists of not only an actual device-under-test (DUT) but also RF probe pads and interconnections. Accurate intrinsic device model parameter extraction is prevented because the pads and interconnections contain parasitic elements such as capacitance, resistance, and inductance. In order to obtain the actual nano-scale MOSFET characteristics without the influence of the pads and interconnections, an accurate de-embedding procedure must be performed.
Several de-embedding approaches based on a lumped equivalent circuit-model [1] [2] [3] [4] [5] with parasitic impedances and admittances for representing the probe pads and interconnects on silicon substrate have been reported previously. The lumped equivalent circuit-model-based techniques using short and open de-embedding patterns in Fig. 1(b) may not work well in the high frequency region, because these techniques neglect the distributed lossy transmission line effect in the metallic interconnects on silicon substrate. In order to overcome the drawbacks of the lumped equivalent circuit-model-based techniques, cascade-based techniques that model the input/output adapters (the pads and interconnects) and the DUT as a cascade connection of two-port networks in Fig. 2(a) have been proposed. However, the cascade-based techniques that use only one thru de-embedding pattern in Fig. 1(b) , so called, a thru-only method [6] [7] [8] based on the equivalent circuit of Fig. 2 (a) neglect parasitics of a source interconnect. In order to consider this effect, a thru-short method [9] considering the source interconnect impedance Z s of Fig. 2 (b) using a short pattern has been proposed. However, this method neglects the coupling admittance between the dangling legs of gate and drain interconnects. It is very important to eliminate the coupling admittance in nano-scale MOSFETs, because the de-embedding effect of the lossy coupling capacitance increases with decreasing gate length and width due to the reduction of intrinsic device capacitances.
Therefore, in this paper, we propose a new thru-shortopen de-embedding method based on the equivalent circuit of Fig. 2(c) to eliminate the coupling admittance using an open pattern in Fig. 1 .
II. DE-EMBEDDING PROCEDURE
S-parameters of the pads and interconnects referred as adapters in Fig. 2 are extracted from the following equations using the measured ones of the thru pattern [6] : (2) where the input and output adapters are assumed to be identical. Then the adapters are removed from measured DUT data as follows:
are the chain matrices of the adapter and DUT, respectively. However, the de-
converted from ] [ DA T using the conventional thru-only method [6] [7] [8] contain Z s in Fig. 2(b) . Thus, the thru-short method [9] has been applied to remove Z s as follows: :
However, the de-embedded S-parameters ] [ of the open pattern:
2) ] [ : 
III. RESULTS AND ANALYSIS
In order to investigate the de-embedding effect on the cutoff frequency f T , S-parameters of NMOSFET of multi-finger type with different gate length L g , the unit gate finger width W u and the number of gate finger N f are measured and de-embedded by three different methods described in the previous chapter. using a simple lumped equivalent circuit model [3, 4] . This is because the distributed effect of the pads and interconnections on a lossy silicon substrate is considered in the two-port network model in the new method. Tables 1 and 2 show the f T values of MOSFETs with various L g and a total gate width W t using three deembedding methods, respectively. The percentage difference of f T between the thru-short and thru-shortopen methods increases with decreasing L g and W t , and reaches about 9.8% at L g =45 nm. This indicates that the open de-embedding effect on the increase of f T becomes larger at smaller L g and W t . However, f T results for the thru-short method show smaller values than those for the thru-only one, because of the more negative slope of Fig.  3 in the high frequency range. This short de-embedding effect on f T is due to the elimination of the source interconnect inductance.
In order to analyze the open de-embedding effect on f T with decreasing L g and W t , the following equation is used:
where g m is the transconductance, C gs is the gate-source capacitance, and C gd is the gate-drain capacitance in MOSFETs. On the other hand, C C is the coupling capacitance between gate and drain interconnect dangling legs in Fig. 2(c) .
In Table 2 , the wide-width effect that f T decreases at wider W t is observed. This effect can be explained using the g m degradation at wider W t due to the N f -independent source resistance [10] . The increase of the open deembedding effect on f T with decreasing L g and W t is owing to the reduction of the gate capacitances (C gs , C gd ) in (11). Thus, the new thru-short-open method improves the accuracy in the high frequency range compared to the conventional thru-only and thru-short methods, because the lossy coupling capacitance is eliminated. Fig. 4 shows de-embedded S-parameters of the MOSFETs at L g = 45 nm and 165 nm in the frequency range up to 40 GHz. The obvious difference between the thru-short and thru-short-open methods is observed in the highfrequency region of the de-embedded S-parameters.
These comparative results indicate that the lossy coupling capacitance between gate and drain interconnection dangling legs plays an important role in the de-embedding process for nano-scale MOSFETs. Therefore, the new thru-shortopen method should be used for improving the deembedding accuracy on nano-scale MOSFETs.
IV. CONCLUSIONS
A new thru-short-open de-embedding method is proposed to eliminate the effect of the lossy coupling capacitance between input and output interconnect dangling legs and its de-embedding effect on f T with reducing L g and W t is compared with those of the conventional thru-only and thru-short methods. As L g is shortened to 45 nm, it is observed that the effect of the coupling capacitance on f T after open de-embedding is increased. Thus, the new thru-short-open de-embedding method based on the removal of the coupling admittance is very important to measure on-wafer RF characteristics of nano-scale MOSFETs accurately.
